Features

STC8H1K08TR-36I-TSSOP20/QFN20(Touch key/RTC family)

1. Features and Price(Quasi 16-bit MCU with 16-bit hardware multiplier and divider MDU16)

> Selec	tion	an	d p	rice	e (N	lo e	xtei	na	l cr	ysta	al a	nd	exte	erna	al re	eset	rec	quir	ed	wit	h 1	5 cł	anı	nels	s 12	-bi	t Al	DC))				
M	Operating v	Flash Code Memory	idata Internal DATA	xdata Internal exte	Enhanced Dual DPTR i	EEPROM 100 thou	interrupt(IIVI o/IIVI I/	Traditi	All I/O ports support in	DMA UARTs which	Touc	R	DMA SPI which	I ² C which can	MDU16 (Hardware 16-bit Multiplier	Timers/Counters (10		Power-down V	DMA 15 channels high speed ADC can be used as 8 DACs)	Comparator (May be	Internal LVD interruj	Watch-dog	Internal high reliable reset circuit with ontional reset threshold voltage	Internal high presision Clock (adjustbal unde	Clock outpu	Program encrypted	ISS	Support RS4	Support software US	Online de	1	Price & Package	products supp
МСП	voltage (V)	Flash Code Memory (100 thousand times) (Ryte)	ATA RAM(Byte)	extended SRAM (Byte)	increasing or decreasing	thousand times) (Byte)	mterrupt(11110/111111/1111114) (can Maximum I/O Lines	Traditional I/O	support interrupts and can wake	UARTs which can wake-up CPU	Touch key	RTC	which can wake-up CPU	can wake-up CPU	16-bit Multiplier and	(10-14 Pin can wake-up CPII)	PWM timer with		nigh speed ADC (8 PWMs	used as ADC to detect	pt (can wake-	og Timer	reset/circuit with 4 levels	Clock (adjustbal under	output and Reset	pted transmission (Anti- blocking)	for next up	Support RS485 download	software USB download directly	debug itself	TSSOP20	QFN20	products supply information
STC8H1K08TR	1.9- 5.5	8K	256	1K	2	4K	16	Y	Y	2	Y	Y	Y	Y	Y	3	8	Y	12bi t	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	¥2	¥2	Some availa ble
STC8H1K17TR	1.9- 5.5	17K	256	1K	2	IAP	16	Y	Y	2	Y	Y	Y	Y	Y	3	8	Y	12bi t	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	√	√	ne ila e

Core

- ✓ Ultra-high speed 8051 Core with single clock per machine cycle, which is called 1T and the speed is about 12 times faster than traditional 8051
- ✓ Fully compatible instruction set with traditional 8051
- ✓ 29 interrupt sources and 4 interrupt priority levels
- ✓ Online debugging is supported

Operating voltage

✓ 1.9V~5.5V

Operating temperature

-40°C~85°C (The chip is produced in -40°C ~125°C process. Please refer to the description of the electrical characteristics chapter for applications beyond the temperature range)

Flash memory

- ✓ Up to 17Kbytes of Flash memory to be used for storing user code
- ✓ Configurable EEPROM size, 512bytes single page for being erased, which can be repeatedly erased more than 100 thousand times
- ✓ In-System-Programming, ISP in short, can be used to update the application code. No special programmer is needed.
- Online debugging with single chip is supported, and no special emulator is needed. The number of breakpoints is unlimited theoratically.

> SRAM

- ✓ 128 bytes internal direct access RAM (DATA, use keyword *data* to declare in C language program)
- ✓ 128 bytes internal indirect access RAM (IDATA, use keyword *idata* to declare in C language program)
- ✓ 1024 bytes internal extended RAM (internal XDATA, use keyword xdata to declare in C language program)

Clock

- ✓ Internal high precise RC clock IRC(IRC for short, ranges from 4MHz to 36MHz), adjustable while ISP and can be divided to lower frequency by user software, 100KHz for instance.
 - \checkmark Error: $\pm 0.3\%$ (at the temperature 25°C)
 - ✓ $-1.35\% \sim +1.30\%$ temperature drift (at the temperature range of -40 °C to +85 °C)
 - ✓ -0.76% ~+0.98% temperature drift (at the temperature range of -20°C to 65°C)
- ✓ Internal 32KHz low speed IRC with large error
- ✓ External crystal (4MHz~33MHz) and external clock
 - Users can freely choose the above 3 clock sources

> Reset

- ✓ Hardware reset
 - ✓ Power-on reset. Measured voltage is 1.69V~1.82V. (Effective when the chip does not enable the low voltage reset function)
 - The power-on reset voltage is a voltage range consisting of an upper limit voltage and a lower limit voltage. When the operating voltage drops from 5V / 3.3V to the lower limit threshold voltage of the power-on reset, the chip is in a reset state; when the voltage rises from 0V to the upper threshold voltage of power-on reset, the chip is released from the reset state.
 - ✓ Reset by reset pin. The default function of P5.4 is the I/O port. The P5.4 pin can be set as the reset pin while ISP download. (Note: When the P5.4 pin is set as the reset pin, the reset level is low.)
 - ✓ Watch dog timer reset
 - ✓ Low voltage detection reset. 4 low voltage detection levels are provided, 1.9V, 2.3V, 2.8V, 3.0V. Each level of low-voltage detection voltage is a voltage range consisting of an upper limit voltage and a lower limit voltage. When the operating voltage drops from 5V / 3.3V to the lower limit threshold voltage of low-voltage detection, the low-voltage detection takes effect. When the voltage rises from 0V to the upper threshold voltage, the low voltage detection becomes effective.
- ✓ Software reset
 - ✓ Writing the reset trigger register using software

> Interrupts

- 29 interrupt sources: INT0(Supports rising edge and falling edge interrupt), INT1(Supports rising edge and falling edge interrupt), INT2(Supports falling edge interrupt only), INT3(Supports falling edge interrupt only), INT4(Supports falling edge interrupt only), timer 0, timer 1, timer 2, UART 1, UART 2, ADC, LVD, SPI, I²C, comparator, PWMA, PWMB, RTC, TKS, P1, P3, P5, DMA receive and transmit interrupts of UART 1, DMA receive and transmit interrupts of UART 2, DMA interrupt of SPI, DMA interrupt of ADC and DMA interrupt of memory-to-memory.
- ✓ 4 interrupt priority levels
- ✓ Interrupts that can wake up the CPU in clock stop mode: INT0(P3.2), INT1(P3.3), INT2(P3.6), INT3(P3.7), INT4(P3.0), T0(P3.4), T1(P3.5), T2(P1.2), RXD(P3.0/P3.6/P1.6), RXD2(P1.0), I2C_SDA(P1.4/P3.3), SPI_SS(P5.4/P3.5), Comparator interrupt, LVD interrupt, Power-down wake-up timer and interrupts of all I/O ports.

Digital peripherals

- ✓ 3 16-bit timers: timer0, timer1, timer2, where the mode 3 of timer 0 has the Non-Maskable Interrupt (NMI in short) function. Mode 0 of timer 0 and timer 1 is 16-bit Auto-reload mode.
- ✓ 2 high speed UARTs: UART1, UART2, whose maximum baudrate clock may be FOSC/4
- ✓ 8 channels/2 groups of enhanced PWM, which can realize control signals with dead time, and support external fault detection function. In addition, supports 16-bit timers, 8 external interrupts, 8 external captures and pulse width measurement functions.
- ✓ SPI: Master mode, slave mode or master/slave automatic switch mode are supported.
- ✓ I²C: Master mode or slave mode are supported.
- ✓ MDU16: Hardware 16-bit Multiplier and Divider which supports 32-bit divided by 16-bit, 16-bit divided by 16-bit, 16-bit multiplied by 16-bit, data shift, and data normalization operations.
- ✓ RTC: Support year, month, day, hour, minute, second, sub-second (1/128 second). And supports clock interrupt and a set of alarm clocks (Note: A version of the chip does not have this function)
- ✓ I/O port interrupt: All I/Os support interrupts, each group of I/O interrupts has an independent interrupt entry address, all I/O interrupts can support 4 types interrupt mode: high level interrupt, low level interrupt, rising edge interrupt, falling edge interrupt. Provides 4 levels of interrupt priority and supports power-down wake-up function.
- ✓ DMA: support Memory-To-Memory, SPI, UART1TX/UART1RX, UART2TX/UART2RX, ADC(Automatically calculates the average of multiple ADC results)

> Analog peripherals

- ✓ Ultra high speed ADC which supports 12-bit precision 15 channels (channel 0 to channel 14) analog-to-digital conversion. The maximum speed can be 800K(800K ADC conversions per second)
- ✓ ADC channel 15 is used to test the internal reference voltage. (The default internal reference voltage is 1.19V when the chip is shipped)
- ✓ Comparator. A set of comparator (The CMP+ port and all ADC input ports can be selected as the positive terminal of the comparator. So the comparator can be used as a multi-channel comparator for time division multiplexing)
- ✓ Touch key: The microcontroller supports up to 16 touch keys. Every touch key can be enabled independently. The internal reference voltage is adjustable with 4 levels. Charge and discharge time settings and internal working frequency settings are flexible. The touch key supports wake-up CPU from low-power mode.
- ✓ DAC: 8 channels advanced PWM timer can be used as 8 channels DAC


> GPIO

- ✓ Up to 16 GPIOs: P1.0~P1.7(No P1.2), P3.0~P3.7, P5.4
- ✓ 4 modes for all GPIOs: quasi_bidirectional mode, push-pull outputmode, open drain mode, high-impedance input mode
- ✓ Except for P3.0 and P3.1, all other I/O ports are in a high-impedance state after power-on. User must set the I/O ports mode before using them. In addition, the internal 4K pull-up resistor of every I/O can be enabled independently.

Package

✓ TSSOP20, QFN20

2. Pinouts



The download steps using ISP and notes are the same as the circumstances in 2.1.2.

3. Pin descriptions

Pin nui		name	type	description					
TSSOP20	QFN20								
		P1.4	I/O	Standard IO port					
		ADC4	I	ADC analog input 4					
1	18	PWM3P	I/O	Capture of external signal/Positive of PWM3 pulse output					
		MISO	I/O	Master Iutput/Slave Onput of SPI					
		SDA	I/O	Serial data line of I2C					
		TK4	I	Touch key					
		P1.5	I/O	Standard IO port					
		ADC5	I	ADC analog input 5					
2	19	PWM3N	I/O	Capture of external signal/Negative of PWM3 pulse output					
		SCLK	I/O	Serial Clock of SPI					
		SCL	I/O	Serial Clock line of I2C					
		TK5 P1.6	I/O	Touch key Standard IO port					
		ADC6							
		RxD_3	I I	ADC analog input 6 Input of UART 1					
3	20	PWM4P	I/O	Capture of external signal/Positive of PWM4 pulse output					
3	20	MCLKO_2	0	Main clock output					
		XTALO	0	Connect to external oscillator					
		TK6	I	Touch key					
	1	P1.7	I/O	Standard IO port					
		ADC7	I	ADC analog input 7					
		TxD_3	0	Transmit pin of UART 1					
4		PWM4N	I/O	Capture of external signal/Negative of PWM4 pulse output					
		PWM5_2	I/O	Capture of external signal/Pulse output of PWM5					
		XTALI	I	Connect to external oscillator					
		TK7	I	Touch key					
		P1.3	I/O	Standard IO port					
		ADC3	I	ADC analog input 3					
		MOSI	I/O	Master Output/Slave Input of SPI					
5	2	PWM2N	I/O	Capture of external signal/Negative of PWM2 pulse output					
3									
		T2CLKO	0	Clock out of timer 2					
		CMPO_2	O	Output of comparator					
		TK7	I	Touch key					
6	3	TCAP	I	Charge and discharge capacitance of Touch key					
		P5.4	I/O	Standard IO port					
		NRST	I	Reset pin (low level reset)					
		MCLKO	0	Main clock output					
		SS	I	Slave selection of SPI (it is output with regard to master)					
7	4	PWM2P	I/O	Capture of external signal/Positive of PWM2 pulse output					
		PWM6_2	I/O	Capture of external signal/Pulse output of PWM6					
		T2	I	Timer2 external input					
		ADC2	I	ADC analog input 2					
		TK2	I	Touch key					
		ADC_ETR	I Vac	ADC external trigger pin					
8	5	Vcc	Vcc	Power Supply					
		AVcc	Vcc	ADC Power Supply					

Pin nun TSSOP20	nber QFN20	name	type	description
9	6	ADC_VRef+	I	Reference voltage pin of ADC, which can be directly connected to the VCC of the MCU when the requirements are not high
	_	Gnd	Gnd	Ground
10	7	AGnd	Gnd	ADC Ground
		P3.0	I/O	Standard IO port
		RxD	I	Input of UART1
11	8	INT4	I	External interrupt4
		ADC8	I	ADC analog input 8
		TK8	I	Touch key
		P3.1	I/O	Standard IO port
12	9	TxD	0	Transmit pin of UART 1
		ADC9	I	ADC analog input 9
		TK9 P3.2	I	Touch key
		INTO	I/O I	Standard IO port External interrupt0
		SCLK_4	I/O	Serial Clock of SPI
		SCL_4	I/O	Serial Clock line of I2C
13	10	PWMETI	I	PWM external trigger input pin
		PWMET2	I	PWM external trigger input pin 2
		ADC10	I	ADC analog input 10
		TK10	I	Touch key
		P3.3	I/O	Standard IO port
		INT1	I	External interrupt1
		MISO_4	I/O	Master Iutput/Slave Onput of SPI
14	11	SDA_4	I/O	Serial data line of I2C
		PWM4N_4	I/O	Capture of external signal/Negative of PWM4 pulse output
		PWM7_2	I/O	Capture of external signal/Pulse output of PWM7
		ADC11 TK11	I	ADC analog input 11
				Touch key
		P3.4	I/O	Standard IO port
		TO TICK YO	I	Timer0 external input
		T1CLKO MOSI 4	O I/O	Clock out of timer 1 Master Output/Slave Input of SPI
15	12	PWM4P_4	I/O	Capture of external signal/Positive of PWM4 pulse output
	12	PWM8_2	I/O	Capture of external signal/Positive of 1 WM4 pulse output Capture of external signal/Pulse output of PWM8
		CMPO	0	Output of comparator
		ADC12	I	ADC analog input 12
		TK12	I	Touch key
		P3.5	I/O	Standard IO port
		T1	I	Timer1 external input
		T0CLKO	О	Clock out of timer 0
16	13	SS_4	I	Slave selection of SPI (it is output with regard to master)
10	13	PWMFLT	I	Enhance PWMA external anomaly detection pin
		PWMFLT2	I	Enhance PWMB external anomaly detection pin
		ADC13	I	ADC analog input 13
		TK13	I	Touch key

Pin nu	nomo	tymo	decerintion							
TSSOP20	QFN20	name	type	description						
17	14	P3.6	I/O	Standard IO port						
		INT2	I	External interrupt2						
		RxD_2	I	Input of UART1						
		CMP-	I	Negative input of comparator						
		ADC14	ADC analog input 14							
		TK14	I	Touch key						
		P3.7	I/O	Standard IO port						
		INT3	I	External interrupt3						
18	15	TxD_2	О	Transmit pin of UART 1						
		CMP+	I	Positive input of comparator						
		TK15	I	Touch key						
		P1.0	I/O	Standard IO port						
		ADC0	I	ADC analog input 0						
19	16	PWM1P	I/O	Capture of external signal/ Positive of PWMA pulse output						
19	10	RxD2	I	Input of UART2						
		TK0	I	Touch key						
		CMP+_2	I	Positive input of comparator						
		P1.1	I/O	Standard IO port						
		ADC1	I	ADC analog input 1						
20	17	PWM1N	I/O	Capture of external signal/ Negative of PWMA pulse output						
20	1 /	TxD2	I	Transmit pin of UART 2						
		TK1	I	Touch key						
		CMP+_3	I	Positive input of comparator						